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ABSTRACT
The gallium arsenide metal-semiconductor field effect transistor (MESFET) is
_currently_~e most essential ~I.!ilding block in microwave monolithic integrat~ circuits
----------1
(MMICs). For MMICs to perform, a reproducible fabrication process is required to
yield electronically similar devices. In this work, a l~m GaAs MESFET process is
developed to reproducibly fabricate a MESFET with predictable electrical
characteristics, such as a source-to-drain saturation current, IDSS of 230 ±20 mA/mm,
a channel pinch-off voltage, Vp of -2 ±0.5 volts, a source-to-drain breakdown voltage,
VBD of -8 ±1 volts, and a transconductance, Gm of 180 ±10 mS/mm.
Prior to fabrication, several device designs were simulated using a GaAs process
simulator GATES, by Gateway Models, Inc. This simulator was particularly useful in
determining the transistor channel structure that would yield the targeted cparacteristics.
v
In order to develop the fabrication process, four major experiments were undertaken;
1) Photo-lithography,
2) Mesa etching,
3) Ohmic contact formation,
4) Schottky contact formation.
The process yielded working MESFETs of standard performance. The target
device characteristics were matched and electrical parameter variations were less than
5%. The l~m gate MESFET process will be used to fabricate a MMIC switch with the
cooperation of Phoenix Microwave Inc.
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1. INTRODUCTION
Recently, gallium arsenide (GaAs) manufacturing technology has been the subject
-~~--~o'\ff-intense-studies.-Qnce-known-as-th~teriaLoLthe_J'ulure,II GaAs was praised by
researchers because of its superior electronic properties as compared with silicon [1].
Gallium arsenide's high mobility and velocity are exploited in high speed devices; its
semi-insulating property is essential for monolithic microwave integrated circuits and its
high radiation resistance is desirable for military and aerospace applications. However,
production of GaAs based electronic devices is relatively new, and the manufacturing
technology is still undergoing changes. The need for faster, cheaper and more powerful
devices keeps this technology moving at a fast pace. Thus, at Lehigh University we
have attempted to establish a baseline process to fabricate these devices and to explore
factors that limit the current manufacturing technology. The task was to implement a
process to fabricate a MESFET in a reproducible fashion. If this goal were
accomplished, it would be the first GaAs MESFET ever made at Lehigh University.
In this work a Ip.m gate length MESFET fabrication process is developed. At
first, a IIgeneric" process flow consisting of several process steps was established (Table
1). Each process step was developed and characterized in order to adapt the process to
the available equipment in our laboratory. Prior to the actual device fabrication,
simulations were performed using the GATES (gallium arsenide transistor engineering
models) process and device simulator [31 After fabrication, the current-voltage
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characteristics of the MESFET were tested, and compared to the simulation.
3
2. THE OVERALL PROCESS FLOW
There are distinct variables which will affect the fabrication process of the GaAs
~~AnlOng them-are-the-equipment-available-for-fabriGation-and-itueliability-,---__1
the clean room condition, and at a more basic level the GaAs substrate to be used. The
wafers were provided by Quantum Epitaxial Designs Inc. through a mutual cooperation
agreement. The wafers were grown by MBE (molecular beam epitaxy). The wafers
consist of a 1,000 A n+ layer doped with 2xlOl8/cm3 of Si, a 2,000 A n layer also
doped with 4xlOl7/cm3 of Si, and a 5,000 A undoped buffer layer all grown on an
undoped GaAs substrate. The doping profile for this wafer is shown in Figure 1.
Although at this point the exact geometry is not important, the basic structure of the
device to be fabricated on this wafer is a recessed gate FET with the channel in the n
region and the source and drain ohmic contacts in the n+regions, similar to the device
cross section shown in Figure 10 in Appendix A.
The clean room condition is important, because particle contamination will affect
the device's yield and performance. For this reason, the clean room facilities at the
Compound Semiconductor Technology Laboratory were equipped with 4 ceiling mounted
HEPA filters which produced locally a positive pressure. An air handling unit maintains
a temperature of 22 ± 20 C and a relative humidity of 45 ±10% . Two class 100 air
showers were installed over the mask aligner and the optical microscope; to insure the
cleanliness of these stations. The processing equipment used is listed in Table 2.
_.~._---,--,..;.'.--. ,_"··--..:'>o~_'''''''''~L~·=_,, __..r_·'__~"'._r.u.<~.••.. ,.......,;."_
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3. PROCESS DEVELOPMENT
In order to establish a 1 J.tm fabrication process, the overall process is broken
down--into-its major process steps-and each step is developed. Each step is then
repeated several times in order to test its reproducibility. The most fundamental process
step is photo-lithography and it is thus considered first.
3.1 Photo-lithography
Experiments were undertaken to determine the optimum mask aligner exposure
intensity, exposure and development time necessary to obtain the desired photo-resist
geometry. The photo-resist used for this work was ®AZ-135OJ-SF made by Hoescht
Celanese. This positive photo-resist had a typical thickness of 1.9 J.tm when spin coated
at 4,000 rpm [4].
There are two distinct photo-resist geometries required for the process. First,
a vertical profile, used primarily for the mesa mask level, as shown in Figures 1 & 2
of Appendix A. Second, negative sloped profile used for metal lift-off steps following
the ohmic and Schottky contact formation (See Figures 4,5,7 & 9 of Appendix A.) This
negative slope profile requires additional processing steps along with a tighter parameter
control. This photo-resist geometry is used in several process steps, as shown in the
appendix process flow Figures 4, 5,7,8 & 9.
Before the actual photo-lithography step the wafers are cleaned as described in
Appendix B (Lehigh lJA.m MMIC Process.) At first, the mask (Karl Suss MJB-3
UV400) was calibrated to produce an incident light intensity of 25.6 mW/cmZ, with a
uniformity of +4% across a 2 11 diameter area. With this intensity, several photo-
lithography experiments weI~-p~rl9nRed using different ~ombtI!~!iQ~~f~xposure arl~__
development times. The photo-resist profiles consistently displayed a notched edge as
shown in Figure 2. For this reason, it was decided to decrease the light intensity. With
the existing mask aligner however, it was not possible to lower the power to the lamp,
without loosing the electronic feedback control. The solution, short of installing
attenuating filters, was to de-focus the light source. The drawbacks of this solution
however, are increased heating of the lamp housing and a decreased uniformity. After
the de-focusing and calibration of the source, the intensity was reduced to 13.9
mW/cm2, but the uniformity degraded to ±7%.
With the mask aligner intensity adjusted, the exposure time was optimized next.
Different wafers were exposed for different times and cut into pieces. Each piece was
then developed from 8 to 60 s, and the photo-resist profile was analyzed. From the
analysis (see Table 3), 14 s was determined as the best exposure time.
An example of a slight over exposure and over development are shown in Figure
2 (20 s exposure, 60 s development). As can be seen, the feature on the photo-resist
is approximately twice as large as that on the mask. For the same development time (60
s) the featurei~ exposed for 14 s as shown in Figure 3. In tm§" case the feature size
approaches the mask size with a significant reduction in notching. The photo-resIst
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trench is still wide due to over development. The best results were obtained for samples '
exposed for 14 s and developed between 20 and 40 s.
In order to verify these conclusions, selected samples were analyzed using a
-~···scanning-eleetmn-miGmseope-(SEM).---The-photogmph-shpwn-in-Eigure-4.is-the-SEM. _
cross sectional view of the feature in Figure 3. As it can be seen, 'the edges of the
trench are quite rough. The best results of this particular experiment were obtained for
a development time of 30 s. Figure 5 shows that the feature size of this sample is very
close to its mask size. The cross sections of this sample are shown in Figures 6 and 7.
These figures show a smooth photo-resist 'edge with less than 0.05 micron variations.
Figure 8 was taken under the same magnification, but at a higher samp~ tilt angle. It
is clear from the picture that the photo-resist sidewalls are rather smooth an,d vertical.
This result proved to be reproducible. So far, it has been determined through many
experiments that the optimum mask aligner intensity, exposure time and development
time for the vertical photo-resist profile are 13.9 mW/cm\ 14 s and 30 s respectively.
For metal lift-off, a more laborious process was used to obtain a negative
(undercut) slope in the photo-resist profile. This process involved post-exposure
chlorobenzene soaking [5][6]. Many factors are known to affect the resultant photo-
resist profile obtained by this method. For example:
- Increasing the soaking time will increase the overhang height and, thickness.
- Increasing the post-soak oven bake time will decrease the overhang thickness.
- Increasing the oven temperature will deCrease the~overhang height., '
The first experiment was conducted in order to obtain a general idea of suitable
7
conditions of soaking time, and post-soaking baking time and temperature, with the
exposure and development times constant. For this purpose, a matrix experiment with
soaking times of 5, 7, 10 and 15 minutes and bake times of 5, 10 and 20 minutes for
90°C, and 80°C was performed.
With a better understanding of the effect of chlorobenzene on the photo-resist
profile, a second matrix experiment consisting of only 5 and 7 minutes soaking times
and a 5 minute bake times at 80°C and 90°C was undertaken. For the second matrix
experiment, the development time was refined to produce the optimum results. It was
found that the optimum development time is directly proportional !o the soaking time
and inversely proportional to the bake time and temperature. Thus longer development
time was needed for a sample that was soaked longer and baked shorter at a lower
temperature.
The conclusion of this experiment was that the best photo-resist profile for metal
lift-off is obtained by soaking the sample in chlorobenzene for 7 minutes, followed by
a 5 minute bake at 80°C, and a developing time of 60 s. As shown in Figure 9, the
resulting photo-resist trench is 1JLm wide, with a 0.2JLm overhang on each side and an
overhang thickness of 0.15JLm. The total photo-resist thickness was between 1.8 and
1.9JLm.
3.2 Mesa etching
The purpose of this process step is to electrically isolate the MESFETs in order
8~ .. ,} I' ;,' )J:,'.~<:.
to minimize cross-talk between them. Wet chemical etching was used to remove the
active material outside the mesas. The mesa-to-mesa breakdown voltage was measured
after the samples were etched for different times. The etch rate was determined by
measuring the mesa height as a function of etching time, using a stylus profilometer
(Sloan Dektak 100.) Besides isolation, it is also important to have a constant and
reproducible etch rate, in order to use this same approach on wafers with different
epitaxial layers. As opposed to the photo-resist profile used in metal lift-off, the mesa
must have a positive slope and must be symmetrical in both x and y directions.
The mesa etching was done in a solution of:
- 250 ml of HzO;
- 15 ml of ~P04;
- 5 ml of Hz02'
The solution was mixed and allowed to cool down to room temperature (approximately
20°C) for 1 hour. At this point, several samples with photo-resist patterns were etched
for times ranging from 30 s to 8 minutes. The results of the breakdown voltage
experiment are depicted in Figure 10. In this figure the breakdown voltage is plotted
against the etch depth. The abrupt increase in breakdown voltage around 3,000 A is
consistent with the material composition. It shows that after the 1,000 A n+ and the
2,000 A n epi-Iayers were etched away, the intrinsic GaAs was reached, and the mesas
were isolated. Comparable results were obtained from other samples having the same
material composition. After the electrical measurements, the mesa height was measured
using a stylus profilometer. The profilometer had been calibrated with a standard
measuring 8,050 A. The results of seven samples are shown in Figure 11 with a
constant etch rate of 820 A/minute.
As for the mesa edge slope, a rough check is to focus on the mesa top under
very high optical magnification (1,600X) and then gradually raise the sample so that the
mesa base is in focus instead. During the transition one should see the mesa edges
gradually expand in both the x and y direction, without any abrupt steps. A series of
micro-photog~phsof a 5,000 A mesa are shown in Figure 12.
The result of this process step is a higWy isolated mesa with breakdown voltage
> 50. The chosen chemical etch yielded not only a constant and reproducible etch rate,
but mesas that were positively sloped and symmetric in both x and y directions. This
~
process step is illustrated in Figures 1, 2 and 3 of Appendix A.
3.3 Ohmic contact formation
In this step, the goal is to obtain a less than 1O-60-cm2 ohmic contact for the
source and drain terminals of the MESFET. The ohmic contact step consists of three
parts: metal deposition, lift-off and alloying. These three steps correspond to Figures
4, 5 and 6 of Appendix A.
The first decision to be made was the metal composition. By considering the
equipment limitation and the low resistivity goal, it was decided to have multi-layer
metal with the composition as listed in Table 4. The thin nickel layer serves two
purposes. First it improves the contact morphology by wetting the surface for the AuGe
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layer; and second, it aides in the diffusion of Ge into GaAs which in turn lowers the
GaAs resistivity. Finally the top Au layer provides a low sheet resistivity contact for
exterior connections.
3.3.1 Ohmic metal deposition
After the negative-sloped photo-resist with the source-drain pattern is formed on
the wafer, the wafer is immersed in a pre-evaporation etching solution for 15 s to
remove any surface contamination. (See Appendix B.) Prior to loading the wafer into
the thermal evaporator, the tungsten boats inside the evaporator were charged with
predetermined amounts of source .metals. For the. above mentioned particular
composition, the amounts of source metals are listed in Table 4. The evaporator is then
evacuated to 10-7 Torr and the tungsten boats are resistively heated in sequence. The
heating current is raised linearly from 0 to a level at which the source metal starts to
melt. Then, the current is raised abruptly and the shutter opened. After the entire
amount of the source metal is evaporated, the shutter is closed and the current linearly
decreased to zero over a period of approximately 10 s. This process is repeated for
each of the source metals. The melting current, evaporation current and evaporation
time for the different source metals are listed in Table 5.
. '-~I"'-:-::- :>--.,.,. ." -. -, "-;:-:'~' I ''';,i}'<1;:: . " ~ - '::-.... -.'
/photo-resist, while preserving the metal in contact with the GaAs. The results will be
heavily dependent on the quality of the negative-slope photo-resist profile. The metal
lift-off process begins by immersing the wafer in acetone for 5 minutes, agitating the
wafer slightly every minute. After this, most of the unwanted metal will have been
removed. The final traces of unwanted metal are removed by placing the acetone
beaker containing the wafer, in an ultrasonic bath for 60 s. Afterwards, the wafer is
dried with a nitrogen gun and inspected under the microscope. If there still are still
traces of unwanted metal, the lift-off sequence in repeated. At this point, the micro-
photograph of the processed wafer looks like Figure 13.
3.3.3 Ohmic contact alloying
--------------------1
bhe alloying of the ohmic metal is essential in order to achieve low contact
resistivity. At alloying temperatures, Ge will diffuse rapidly into GaAs aided by Ni.
The Ge will raise the free electron concentration in the GaAs and will in turn decrease
its resistivity. The alloying is done by placing the wafer on a hot plate pre-heated for
30 s to 450°C under a nitrogen shower. The power is then shut off, and the hot plate
is allowed to cool to approximately 100°C in 20 minutes, after which the wafer is
removed and the contact resistance is measured from a transmission line pattern on the
wafer. The results of this experiment are plotted in Figure 14. The data points in this
figure yield an average contact resistance of 5 x 10-7 O-cm2•
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3.4 Schottky contact formation
The purpose of this process step is to deposit a IJLm length Schottky gate on the
n-doped GaAs layer, between the source and drain ohmic contacts. As in the ohmic
contact process step, successful deposition of the gate metal requires three additional
steps after the photo-lithography, namely gate recess etch, gate metal deposition and lift-
off. The cross sections of these steps are shown in Figures 7, 8, 9 and 10 of Appendix
A. The success of this step is heavily dependent on the alignment of the gate metal
mask. Any deviation greater than a fraction of a micron might deteriorate the device
performance, and could even short-out the gate. This photo-resist profile must not only
have a negative slope, but must be -strong enough to survive the gate recess etch and
metal deposition steps.
3.4.1 Gate recess etch
After depositing the gate level photo-resist, the gate region is prepared for
etching. The etching of the gate region requires a very stringent control of the etch
depth. For the material structure used in this work, a depth change as small as 100 A
can cause the loss of a 100 JLm device to vary by 6 rnA. The etching solution chosen
was:
- 400 ml of ~O;
- 6 ml of NH40H;
- 2 ml of ~02.
at room temperature (about 20°C). For this etching solution, the expected etch rate was
13
50 A/second. The desired loss was 230 mA/mm at a drain-to-source voltage of Vos =
1.6 volts and the gate grounded. In order to have this result with the gate metal, it was
concluded from the simulation that the source to drain current with no gate metal
should be 330 rnA/mm (as it will be demonstrated later in the paper). At this point, the
gate recess was etched and the associated loss was tested at every step~ as demonstrated
in Figure 15. The 1.7 volts and the 325 mA/mm after a total time of 43 s is close to
the target figures. Once the etched trench reaches the active region, the change in loss
with etch depth is very rapid (up to .6 mA/mm per A etched.) The wafer was then
thoroughly cleaned, dried with nitrogen and prepared for the gate metal deposition.
3.4.2 Gate metal deposition
At the time of these exp-eriments, the Compound Semiconductor Technology
Laboratory was not equipped with a setup for the gate metal evaporation. For this
reason, the wafer was sent to the Air Force Wright Laboratory in Ohio. At this lab the
wafer was again cleaned and the gate metal was deposited by electron beam evaporation.
The composition of the evaporated gate metal is shown in Table 6.
3.4.3 Gate metal lift-off
The procedure for the gate metal lift-off is similar to that used in the ohmic
metal lift-off step. For the gate metal however, special care must be taken in
eliminating metal "horns" and rough edges. Metal horns are traces of unwanted metal
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left hanging from- the edges of the gate. For this particular wafer, two ultrasonic
acetone baths of 60 and 30 s were required to eliminate this problem. A micro-
photograph of the device and an SEM cross section are shown in Figures 16 and 17
respectively. The gate-to-source current-voltage characteristics for the MESFET are
--------lsstlhewn-in--Figure 18. Through analysis, this curve yields an Schottky contact ideality
factor of 1.21 and a Schottky barrier height of 0.71 electron volts.
15
4. PROCESS CONTROL
Even before the fabrication process is established, there needs to be an
underlying process control. In order to avoid time consuming, unsuccessful fabrication
runs, a device simulator is used to give the engineer an idea of the parameters that are
required to obtain certain device characteristics. A simulator can even be used in the
reverse way, namely to answer the question, what device topology will yield a set of
given performance characteristics? Another important aspect of the process control is
the reproducibility of the fabrication process. This is achieved through a tight parameter
control. As far as the process engineer is concerned, it is of no value to have a
working MESFET, if a similar device cannot be made by using the same fabrication
process.
4.1 GATES simulation
GATES by Gateway Modeling, Inc. is a process and device modeling simulator,
designed to model mainly GaAs MESFETs in one and two dimensions. For this work,
GATES was used to determine the Lehigh MESFET's topology, given both the
electronic characteristics and the composition of the epitaxial wafer. The step-by-step
GATES simulation run is presented in the Appendix C. First, the wafer and its
impurity concentration are defined by the BOX command. This creates a box-like
(abrupt) doping profile, similar to an MBE grown wafer. The next commands (VTP,
16
BUL & RS) calculate the threshold voltage of the material, the bulk impurity
concentration and the material resistivity. After this, the gate channel is etched with the
ETC command. GATES gives the user a variety of options for this step. The channel
can be etched to a particular depth, saturation current, threshold voltage or channel
width. The channel was .etched to yield a threshold voltage of -2 volts and a saturation
current of 326 mA/mm. In the following simulation step, the device dimensions are
defined. The simulated device has a l",m x 100",m gate that is centered between the
source and drain contacts, which are 3",m apart, similar to the fabricated device. The
following commands (SUB, RG & DIO) define the substrate current and resistivity, the
gate series resistance and the gate diode contact. The IV and IVP commands yield the
DC characteristics for the--device. The simulated device's IV curves are plotted in
Figure 19.
4.2 Comparison between experiment and simulation
After the successful fabrication of the MESFET, its DC characteristics were
tested. The current-voltage curves for a 100",m gate width device are shown in Figure
20. The matching of the simulated and actual device characteristics particularly in the
saturation region, is fairly good. The simulated device yields a drain-to-source current
of 26 rnA and the actual device yields 24.5 rnA at Vo=O. The Vo=-O.6 simulation
curve matches the actual device's curve even better, with the difference in the saturation
region being only a fraction on a milliamp. The largest difference is found in the linear
17
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portion of the IV curves. Whereas a l'kneel' voltage of approximately Vos=O.4 volts
was simulated, it is actually closer to 1 volt. This result suggests that th~ device
. '"
actually has a higher series resistance and a smoother transition from the linear to the
saturated region than the simulation. Furthermore, this result points to a problem in
either the measurement of the contact resistance, or in the interpretation of the contact
resistance by GATES. The GATES manual states that the "transition from the linear
to the saturated region is always sharper (in GATES) than is seen experimentally. II [3]
The breakdown voltage, VDO' was measured to be -10 volts, which is better than the
target figure of -8 volts. The transconductance value however, was measured to be 165
mS/mm. This is lower than the target figure of 180 mS/mm, but still close to the 174
mS/mm simulated result.
4.3 Reproducibility
The ultimate goal of a good process control is to fabricate electronically similar
devices. After establishing the process that created the first GaAs MESFET at Lehigh
University, it was used on two similar MBE wafers to fabricate essentially the same
devices. The loss and Gm of all three wafers are mapped in Figure 21. Although it is
difficult to draw conclusions from this sample size, the statistical figures of merit on the
figure suggest a fairly well controlled and reproducible process. Of course, the values
> for the devices near the edge and devices that have been mechanically damaged have
been omitted from the statistics.
18
5. CONCLUSION
A IJ.tm MMIC process has been developed at Lehigh University. The process
yielded working MESFETs of standard performance. The target device characteristics
were simulated using a process and device simulator (GATES.) The process also
proved to be reproducible, with wafer-to-wafer parameter variations being less than 5 %.
Although the fabrication process is established, there is always room for
improvement. First, there needs to be a tighter process parameter control. Next, the
device performance has to be improved to match the leading edge devices. The process
established here will serve as a basis for these advancements.
6. FUTURE RESEARCH
-
I{':lving established the baseline process, the future work will be focused
primarily on the manufacturing of MMICs, specifically a single-pole-double throw
(SPDT) MMIC reflecting switch. Although manufacturing this circuit will require
additional processing steps such as second level metal interconnects, air bridge formation
and passivation, the experimental process development described in this work will be
used in the characterization and development of each processing step.
19
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Channel etch characteristics
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I-V Characteristics
Simulation results
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I-V CHARACTERISTICS
(Lehigh MESFET, Lg=1 urn, W=100 urn)
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TABLES
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Table 1
Analog FET generic process flow
from R. Williams "Modern GaAs Processing Methods"
A. Form isolation pattern (using mesa etching):
1. Clean wafer
2. Spin on resist
3. Align and expose mesa pattern
4. Etch mesas
5. Strip resist
B. Form source-drain ohmic contact pattern:
6. Clean wafer
7. Spin on resist
8. Align and expose source-drain pattern
·9. Evaporate (ohmic metal)
10. Lift-off metal
11. Alloy metal
C. Fabricate gate:
12. Clean wafer
13. Spin on resist
14. (Align and) expose gate pattern
15. Recess gates (etch)
16. Evaporate (gate metal)
17. Lift-off metal
41
Table 2
Equipment used in the process development
Lehigh l/Lm .MMIC Process
- Karl Suss MJB3 UV400 contact mask aligner
- 405 nm wavelength
- 13.7 mW/cm2 incident optical power
- Zeiss Axiotron inspection microscope
- Olympus photographic camera attached
- up to 1600x magnification
- Branson IPC plasma etcher
- 6" barrel
- used at 300 watts
- Headway EClOl spinner
- Sloan Dektak 100 profilometer
- Tektronix 571 curve tracer
- Blue M gravity ovens
- set at 90°C and 120°C
- Jeol 840F scanning electron microscope
- Varian filament evaoprator
- 3 tungsten boats
- Megasorb sorption pump and cn cryogenic pump
- Alessi probing station
- Bondtec annealing station
42
Exposure (sec)
3
5
14
Table 3
Experiment Summary
Analysis
resist residue in the trenches.
some residue in the trenches.
good edges, good trench sizes.
20 good patterns also, but not as good as 14 sec.
30 slightly oversized trenches.
60 severe notching. wide trenches.
Table 4
Source metal for ohmic contact
Metal or Alloy Quantity
Ni 32 mg
AuGe (12 % wt Ge) 44 mg
Expected thickness (A)
200 A
600 A
Au 1.6 cm of .04" wire
43
2000 A
<,0
Table 5
Source metal parameters
Source metal
- Ni
- AuGe
- Au
melt current
160 amps
120 amps
110 amps
Table 6
evap current r
180 amps
180 amps
170 amps
evap time
30 sec
45 sec
70 sec
Schottky Contact
Metal Composition
Ti 300 A
Pt 700 A
Au 3000 A
44
APPENDIX A: Process Flow Figures
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Figure Description of the MESFET wafer cross· section .
1 MESFET wafer cross section with mesa level photo-resist pattern.
2 Resultant cross section after wet chemical etching of the mesa with
the mesa level photo-resist pattern.
3 Resultant cross section after stripping of the photo-resist
4 Figure 3 with the ohmic metal level photo-resist pattern.
5 Resultant cross section after ohmic metal deposition.
6 Resultant cross section after metal lift-off
7 Figure 6 with the gate level photo-resist
8 Resultant cross section after wet chemical etching of the gate channel.
9 Figure 8 after gate metal deposition
10 Final MESFET cross section
46
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APPENDIX B: Lehigh 1J-tffi MMIC Process 1.1
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Lehigh 19m MMIC process lot traveler
Mask Set :
Wafer I.D. # _
Date:
Process Engineer:
Substrate Vendor:
----------
Orientation:
-------
Thickness:
--------
ID.
Diameter: 2" 3"
Doping information :
.-'."-",~., -
--"- --. ~ .
:. ..... ."- .
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'-----------------------------------------------------------------
PROCESS STEP I : M E S A
Procedure Comments
A. Cleaning: as per LUCI 1.1
B. Bake-out 120°C, 25 min.
p C. Photoresist Coat: AZ1350J-SF
Spread:
Spin
D. Soft bake
o rpm, 3 sec
4000 rpm, 60 sec
90°C, 25 min
E. Expose :
14 seconds, 13.7 mw/cm2 , 265 ±2 Watts
F. Develop :
Developer solution of AZ 351 : DI of 1 5
At 300 rpn :
3 sec DI, 30 sec developer,
30 sec DI water, 10 sec N2.
H. ·Hard bake
I. Inspection
53
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PROCESS STEP I :
Procedure
J. Mesa Etch:
M E B A (cont ... )
Comments
In etchant solution of DI
250ml
H3 P04: H2 0 2
15ml 5ml
In beaker under constant agitation for 4
minutes.
Etch rate: 840 A/min
K. Isolation test :
Center: > 50 volts
Top : > 50 volts
Botto~ : > 50 volts
L. Mesa etch in 30 second steps until desired isolation
is reached.
Etch trial
54
Isolation
KMALVARINO 1/15/92
B. Bake-out 120 °C, 25 min.
C. Photoresist Coat: AZ1350J-SF
Spread:
Spin
D. Soft bake
o rpm, 3 sec
4000 rpm, 60 sec
90°C, 25 min
E. Expose :
14 seconds, 13.7 mw/cm2 , 265 ±2 Watts
F. Chlorobenzene soak:
7 minutes soak, N2 blow, 4.5 minutes bake @ BO°C
30 sec cool down.
G. Develop :
Developer solution of AZ 351 : DI of 1 5
At 300 rpm :
3 sec DI, 60 sec developer,
_30 sec-DI water~_10sec N2.
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PROCESS STEP II :
Procedure
H. Oxygen de-scumming :
OHM I C (cont ... )
Comments
1 torr, 300 Watts, 30 seconds
I. Hard bake
J. Inspection
90 g C, 25 min
K. Pre-evaporation etch :
In a solution of HCl : DI of 50 ml : 150 ml
For 15 seconds, followed by N2 blow dry.
L. Evaporation :
Load wafer into evaporator, and pump down the chamber
as per LUCI 2. 1.
Evaporate in sequence:
Source l'letal Current Time
Ni (23 mg) 160-180 amps 30 sec
AuGe (44 mg)
Au (1.6 c~)
.120-180 amps
110-170 amps
45 sec
60 sec
Pump down as per LUCI 2.1.
M. Metal lift-off :
a. Place wafer in acetone beaker for 5 minutes,
stirring s~ightly every minute.
b. Place beaker and \vafer in an ultrasonic bath
for 75 seconds.
c. Squirt in sink Ivithmethanol for 30 sec:
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PROCESS STEP I : OHM I C (cant ••• )
-------------------------------------------------------~---------
Procedure Comments
M. Metal lift-off (cant ..• ):
d. Rinse under DI water for 60 seconds.
e. Dry with nitrogen gun.
N. Inspection:
If lift-off has not been complete,
repeat steps b.-e. in proc. M.
O. Alloying
Alloy under nitrogen bell jar @ 450·C,
for 30 sec. Shut off heater power and
allow to cool down for 10 minutes under
nitrogen shower. Remove wafer from heater.
P. Inspection
Contact resistance
\
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_.-
_.~ .-,-' ,_. :~ -
d"':'<'
.~~:, -."
Wafer I. D. #
Date:
Lehigh lurn MMIC process Lot Traveler
Process Engineer:
Temperature: ± of
-------
Humidity: +- ?<-_______ 0
PROCESS STEP III GAT E MET A L
Procedure Comments
A. Cleaning: as per LUCI 1.1
B. Bake-out 120°C, 25 min.
C. Photoresist Coat : - AZ1350J-SF
Spread:
Spin
D. Soft bake
o rpm, 3 sec
4000 rpm, 60 sec
90°C, 25 min
E. Expose :
14 seconds, 13.7 mH/cm2 , 265 ±2 Watts
F. Chlorobenzene soak:
7 minutes soak, N2 blow, 4.5 minutes bake @ ao°c
30 sec cooling.
G. Develop :
Oeve~oper solution of AZ 351 : 01 of 1 5
At 300 rp;;) :
3~sec 01, 60 sec developer,
30 sec DI water, 10 sec N2'
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PROCESS STEP III :
Procedure
H. Hard bake
GAT E
90·C, 25 min
MET A L (cont ... )
Comments
I. Oxygen de-scumming :
---------
1 torr, 300 watts, 30 seconds
J. Inspection
K. Gate recess etch :
In a solu~ion of DI : NH40H : H2020f
400 ml : 6 ml : 2 ml at room temperature,
etch for 30 seconds.
Etch ti~e
Average etch r~~e xxx A/sec
VBD
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PROCESS STEP III :
Procedure
GAT E MET A L (cont .•. )
Comments
L. Pre-evaporation etch :
In a solution of HCl : DI of 50 ml : 150 ml
For 15 seconds, followed by N2 blow dry.
M. Evaporation
N. Metal lift-off :
a. Place ~afer in acetone beaker for 5 minutes,
stirring slightly every minute.
b. Place beaker and wafer in an ultrasonic bath
for 75 seconds.
c. Squirt in sink with methanol for 30 sec.
d. Rinse under DL water for 60 seconds.
e. Dry wi~h nitrogen gun.
O. Inspection :
If lift-o:f has not been complete,
repeat S~2PS b.-e. in proc. N.
P. Electric3i ?erformance .'
. KM.;LV:ARI~)O--:1/15192
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APPENDIX C: GATES Simulation
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"',,,' \ r: 1 ~T..'.:" .;
GATES om:put on 1/24/1992
BATch :
~elected filename:
CLR
ft3.bat
.8000 assumed for the n- region
6.9510
Na
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
.3328 -6.6594 .2800 .2916
3.0000E+15 5.0000E+12 2.0000E+16
.7800 -91.6478 92.4278
BOX :
Constant activation=
For Box profiles:
Vsub,xt,xo,xw, W
At xw, Na,Nd,EL2
Vbi,Vp,Vth
CONCENTRATION PROFILES
Depth(um) Nd
~000005.00000E+12
.08421 5.00000E+12
.16842 4.00005E+17
.25263 4.00005E+17
.33684 5.00000E+12
.42105 5.00000E+12
.50526 5.00000E+12
.58947 5.00000E+12
~. 67368 5. 00000E+12
.75789 5.00000E+12
.84211 5.00000E+12
.92632 5.00000E+12
1.01053 5.00000E+12
.4020.0994 .1000 .5014
5.0000E+12 2.0000E+16
13.6142 -12.8342
Na
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
3.00000E+15
.6669
3.0000E+15
.7800
BOX :
( r Box profiles:
Vsub,xt,xo,xw,W :
At xw, Na,Nd,EL2
Vbi, Vp, Vth
CONCENTRATION PROFILES
Depth(um) Nd
.00000 2.00001E+18
.08421 2.00001E+18
.16842 4.00005E+17
.25263 4.00005E+17
.33684 5.00000E+12
.42105 5.00000E+12
.50526 5.00000E+12
.58947 5.00000E+12
.67368 5.00000E+12
.75789 5.00000E+12
.84211 5.00000E+12
.92632 5.00000E+12
1.01053 5.00000E+12
BULk
New bulk acceptor concentration= 3.0000E+15
VTP
y (urn) Delta Psi Psi n(x) p(x) Ec-=:? Nd-Na Cr-IONZD-=:L:
l·oooo -5.6E-18 .70595 1. 597E+13 3.375E-06 -.J:~5 1. 597E+1S 1.0000 .OOC
.0842 -1. 8E-17 .70515 1. 581E+18 3.408E-06 -.0337 1. 597E+18 1. 0000 .000,
.1684 -4.3E-17 . 66~08 3.170E+17 1.700E-05 .OC73 "3.170E+l7 1.0000 .oooe
.2526 -3.3E-17 .66221 3.039E+l7 1.773E-05 .0092 3.170E+17 1.0000 .oooe
.3368 -2.3E-17 .49681 6.759E+14 7.974E-03 .1746 -2.995E+15 1.0000 .000e
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.4211 L4E-17· .35370 2.540E+12 2~122E+00 .3177 -2.995E+15 1. 0000 .000
.5053 -L9E-17 .24005 2.982E+10 1. 807E+02 .4314 -2.995E+15 1. 0000 .000( .5895 -L2E-17 .15566 1.084E+09 4.972E+03 .5158 -2.995E+15 1.0000 .002
.6737 -3.8E-18 .09985 1. 191E+08 4.524E+04, .5716 -2.995E+15 LOOOO .020'
.7579 3.6E-18 .06883 3.451E+07 1. 562E+05 .6026 -2.995E+15 1. 0000 .065
.8421' -1. 5E-18 .05438 1. 930E+07 2.793E+05 .6170 -2.995E+15 1.0000 .108'
.9263 -1. 9E-19 .04829 1. 510E+07 3.570E+05 .6231 -2.995E+15 1.0000 .133'
1.0105 6.2E-19 .04555 1.353E+07 3.983E+05 .6259 -2.995E+15 1. 0000 .146,
a(um)= .2779 Vth,VTT= -24.503 -24.503 Q,EL2= 34.75792 .12161 pc/um/mm
PLOt
Plot file p1.plt initialized
PLOt
Plot option 3 Title:
RS
Depth(um) Nd-Na n(x) mobility vsat Act. Volts
.0379 1. 5970E+18 1. 5970E+18 3185. .996 .800 1. 758
.0800 1. 5970E+18 1. 5921E+18 3185. .996 .800 7.420
.1221 3.1701E+17 3.3072E+17 4172. 1. 073 .800 12.044
.1642 3.1701E+17 3. 1706E+17 4172. 1. 073 .800 14.734
.2063 3. 1701E+17 3~1697E+17 4172. 1. 073 .~OO 18.186
.2484 3. 1701E+17 3.0929E+17 4172. 1. 073 .800 22.386
.2905 -2.9950E+15 2.9052E+16 4172. 1. 073 .800 25.167
.3326 -2.9950E+15 9.2247E+14 4172. 1. 073 .800 25.278
.3747 -2.9950E+15 4.7459E+13 4172. 1. 073 .800 25.283
( sistivity= 100.6 (ohms/sq) , Ns= 1.769E+13 Av mobility, model= 3542.5 2
~ak Doping= 1.99626E+18 Idsat (rnA/width) = 2891.790 Av vsat= 1.0217E+07
Interface charge= 4.7070E+12 Breakdown voltage= 4.8
Peak n(x)= 1.5970E+18 Rch, R(Vbi)= 83.4 103.8 ohms/sq
ETCh
Etched 1632.220 Angstroms '-
a (um) , Vth= .118 -2.000 Isat= 326.0 rnA ( 326.0 rnA/mm) R= 780.60 ohm/sc
Etch walls distance or angle: -55.000
VTP
X (um) Delta Psi Psi n(x) p(x) Ec-EF Nd-Na Cr-IONZD-EL~
.0000 -4.8E-17 .66407 3.170E+17 1. 700E-05 .0073 3.170E+17 1.0000 .oooe
.0842 -4.6E-17 .66310 3.101E+17 1. 738E-05 .0083 3.170E+17 1.0000 .oooe
.1684 L 1E-17 .50695 1. 004E+15 5.367E-03 .1645 -2.995E+15 1.0000 .oooe
.2526 L6E-17 .36192 3.501E+12 1. 540E+OO .3095 -2.995E+15 LOOOO .oooe
.3368 9.5E-18 .24640 3.825E+10 1. 409E+02 .4250 -2.995E+15 1.0000 .0001
.4211 3.4E-18 .16015 1. 294E+09 4.165E+03 .5:13 -2.995E+15 1.0000 .002C
.5053 6.6E-19 .10259 1. 329E+08 4.056E+04 .5638 -2.995E+15 1.0000 .018E
.5895 5.8E-18 .07021 3.648E+07 1.477E+05 .60:2 -2.995E+15 LOOOO .0621
.6737 -S.2E-19 .05499 1.977E+07 2.726E+05 .6154 -2.995E+15 LOOOO .1065
.7579 3.2E-18 .04856 1. 526E+07 3.532E+05 .6228 -2.995E+15 LOOOO .132:
.8421 2.3E-18 .04573 L 363E+07 3.956E+05 .6257 -2.995E+15 1.0000 .1455
a(um)= .1179 Vth,VTT=
l PLOt
Plot option 1 Title:
-2.000 -2.000 Q,EL2= 5.78352 .12299 pC/um/mm
PLOt
Plot option 3 Title:
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RS
Depth(um) Nd-Na n(x) mobility vsat Ac~. Volts
( .0379 3.1701E+17 3.1699E+17 4172. 1.073 .800 .349
. .0800 3.1701E+17 3.1299E+17 4172. 1.073 .800 1.469
.1221 -2.9950E+15 5.0466E+16 5257. 1.139 .800 2.696
.1642 -2.9950E+15 1. 3770E+15 5257. 1.139 .800 2.776
.2063 -2.9950E+15 6.8056E+13 5257. 1.139 .800 2.779
Resistivity= 780.6 .(ohms/sq), Ns= 1.893E+12 Av mobility, model= 4236.7 2
Peak Doping= 3.96256E+17 Idsat (rnA/width)= 326.046 Av vsat= 1.0765E+07
Interface charge= 1.8552E+12 Breakdown voltage= 13.5
Peak n(x)= 3.1700E+17 Rch, R(Vbi)= 411.4 892.2 ohms/sq
CONtact :
_Resistivities Rn±-,Rrl-,Rn': 100.000 780.603 .000
Contact" rhoc, rc: 1. 26000E-0S--'-~3-575Coth~factor-: ];,-007
FET" width, length: 100.0 1.00 Contact length: 10.00 microns
Spacings:
Lc Ln+ Ln' Lout Ln- Lmid Ln- Lout Ln' Ln+ Lc
10.00 .90 .00 .00 .10 1.00 .10 .00 .00 .90 10.00
Etch depths (um): .000 .163 .163 .163 .000
**** Lsg= 1.00 Ls-d= 3.00 Ldg= 1.00*****
Resistive fractions:
.621 .156 .000 .000 .136 ***** .136 .000 .000 .156 .621
Rs, Rd .58 .58 ohm-rom= 5.76 5.76 ohms. rc (ohm-mm)= .358
Extra resistance due to etch = .499 ohms= .050 ohm-mm
SUB .
cubstrate current h, Rsub, Gds= 2.0000 174.0000 5.7471
RG
Metal Rho Thickness ohms/sq L W #fingers Resistance Rg
1 5.00E-06 4.00E+03 1. 25E-01 1. 00 100.00 1 4.1667 4.1667
DIOde
Diode parameters:
Length Width Rg
1.0000 100.0000 4.2601
Is= 2.0781E-13 = 2.0781E-09
Rs
5.7550
mA/mm
n
1.1500
A*
8.7000
Vf
.7500
IV
.5964 .1179 L1/L: :6165
.8194 mS Qg= .3943 pC/un
2.628 ohm-un Rg = 4.260 ohms
.0228 C21 = .1287 pF/un
.1405 Cpar= .0765 pF/un
11.8 NF= 1.90 dB @f= 10.0 GHz
6.74 psec
2.00 s,p,a= .5526
15.8378 mS. Gds=
1220.35 Ri =
.0120 Cds =
.2388 C21=
13.4 MAG=
mm. tau=
Vg= .00 Vgint= -.148 Vds=
Ids 22.9401 mAo Gmext =
RS,Rd 5.76 5.76 Rds
Extrinsic Cgs = .2171 Cgd =
Int=insic Gm = 17.4261 egs =
Ft = 11.00 f~ax= 46.7 GHz. U=
Width normali=ation unit= .1000
IVPlt
Vgmin, Vgmax, step= -1.800
Selected filename= iv.pIt
.000 .600 Vdsmax= 3.000
l REView
STO
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